

**MARKED UP COPY OF AMENDMENT PURSUANT TO 37 CFR § 1.121 (b)(1)(iii)**

Page 1, line 1 to page 1, line 8.

**BACKGROUND [OF THE INVENTION]**

**[Field of the Invention]**

This [invention] disclosure relates to a computer system, and more particularly to a mobile computer system using a power conserving processor interfaced with a logic device that allows chipset controllers to pass control signals placing the processor into a deep sleep state or having the logic device [to] place the processor into a deep sleep state in order for the processor to switch power operating modes.

**[Description of the Related Art]**

Page 2, line 10 to page 2, line 21.

For mobile PCs, battery power consumption continues to be a major consideration, if not a problem. To conserve battery life, schemes have been implemented to reduce processor operating frequencies and lower voltage. One [particularly] particular implementation is the Intel® Speedstep™ technology that reduces the operating clock speed of the mobile PC processor and lowers voltage. A frequency and voltage pair is associated with the operating mode. Lower frequency and voltage is referred to as “battery optimized mode.” Higher frequency and higher voltage is referred to as “high performance mode.” The voltage provided to the processor must meet the core voltage specification for the present operating mode. If an operating mode transition is made, then the system must direct the

voltage regulator to regulate to the voltage specification of the other mode. The user, regardless of mode, may also selectively set the operating mode.

Page 3, line 5 to page 3, line 12.

[Since] Because communication and control functions are handled by chipset controllers, placing a processor, such as one with Intel® Speedstep™ technology , into C3 or deep sleep requires that chipset controllers have the ability to provide C3 or deep sleep command and control to the processor. Many chipsets, namely desktop PC chipsets, do not have the ability to support such a power state transition and therefore cannot support a processor using Intel® Speedstep™ or similar power conserving technology. The situation is not limited to desktop PC chipsets, but applies to all chipsets that cannot support a C3 power state transition.

Page 6, line 19 to page 6, line 30.

A problem arises as well when a controller, namely a south-bridge controller, has a power management controller that contains logic to detect the Stop Grant Acknowledge bus cycle. The logic and detection are used as an indication that the processor has achieved the Stop Grant state or the Quick Start state. Receipt or detection of the Stop Grant Acknowledge bus cycle is used to trigger transition to the next power state on the processor. After the controller core logic is configured it is possible that one or both of the controllers may respond poorly to an unexpected Stop Grant Acknowledge bus cycle. The processor will send a Stop Grant Acknowledge bus cycle out during the C0 to C3 transition needed to force the transition of the processor to performance mode. [Since] Because something other than the north-bridge controller or the south-bridge controller caused the transition, the resulting Stop Grant Acknowledge bus cycle is not expected to occur.

Page 7, line 1 to page 7, line 18.

Without support of power state transitions it is very unlikely that neither the south-bridge controller nor the north-bridge controller would do anything other than pass the Stop Grant Acknowledge bus cycles when they occur. Prior to chipset initialization it is most likely that the chipset will merely pass through cycles it has not [yet] been configured to accept or respond to.

Chipsets and chipset controllers that are not designed to work with power saving processors such as an Intel® Speedstep™ processor are unable to pass power state transition signals through [since] because the controllers lack the necessary control and logic. The processor therefore cannot be placed into a C3 state in order to change system operating mode.

#### SUMMARY

Problems identified above are addressed by the present [invention] disclosure of transitioning power states of processors using separate logic control. This [invention] disclosure relates to providing logic that will enable a chipset to transition a power conserving processor into "deep sleep" or C3 state, and also to transition the processor to "operating" or C0 state. This [invention] disclosure allows previously non-compatible chipsets to work with power conserving processors, processors frequently used in a mobile PC system.

Page 8, line 14 to page 8, line 23.

One embodiment includes where the logic looks for the first fetch to ROM to

trigger the assertion of the STPCLK\* signal. This would be useful in cases where a processor does not allow assertion of STPCLK\* before or soon after reset de-assertion.

All the embodiments with the exception of the simulated S3 and processor only S3 are methods to assure the transition occurs prior to chipset initialization and that the transition to a lower power state other than Quick Start/Stop Grant does not occur prior to the processor being ready for it. The processor being ready is indicated by the Stop Grant Acknowledge bus cycle which we are assuming that the PLD logic will not see [since] because this would require significant additional logic and cost. Sufficient wait is made to assure the processor is reset.

Page 12, line 1 to page 12, line 6.

The output of latch 210 inputted through logical AND gate 305 sets the signal HCYCLE, either halting or continuing a cycle. Other determinative conditions passed through logical AND gate 305 that affect HCYCLE are DISABLE signal and fake suspend to random access memory (RAM) cycle indicator Fake-S3. An output high (value of one) from logical AND gate 305 indicates that a special cycle will be [ran] run. An output low (value of zero) from logical AND gate 305 indicates no special cycles.

Page 14, line 3 to page 14, line 6.

Latch 215, latch 220, and latch 225 may be reset when the ENDCYC- signal or the signal SUSRST- [is] are activated low. A compliment of the value of latch 225, the signal STPCLK-, and the signal I\_STPCLK- are [inputted] input into logical AND gate 270 to arrive at the signal C\_STPCLK-.

Page 14, line 20 to page 14, line 27.

S3 is an ACPI defined system state and generally refers to a suspend to random access memory (RAM) condition. In the S3 state power is turned off to everything except system memory, the memory controller, and the power management controller (power management control logic). S0 is an operating system state. By allowing a system to perform [a] an S3 state transition, the capability exists to have the processor perform a power state transition. As the system enters S3 state, the processor enters into C3 state and when exiting C3 is able to make the performance mode changes.

Page 15, line 25 to page 15, line 32.

The BIOS initiates [a] an S3 state transition on the chipset. The chipset transitions the system into S3 state except that the PLD blocks the reset to the system and the processor and also prevents the power supplies from being turned off. The PLD transitions the processor to the C3 state instead of the off state. The chipset however does see a reset.

As soon as the chipset gets the system into the S3 state the PLD asserts a "wake" condition (O-WAKE- goes low) causing the chipset to immediately begin [a] an S3 to S0 state transition.

Page 16, line 7 to page 16, line 19.

The value FAKE\_S3 and the disable signal DISABLE -(active when the value is set low) are [inputted] input into logical AND gate 280, the output of logical AND

gate 280 is the signal FKE\_S3. FKE\_S3 and the compliment value of I\_SLP\_S3- (signal indicating that system is in S3 mode) are input into logical AND gate 285. The output of AND gate 285 enables latch 235. Latch 235 receives the clock pulse signal SUSCLK, and outputs a high value (value of one) on the first rising edge of SUSCLK when enable is high.

The complement value of the output of latch 235 is defined as the signal O\_WAKE, which is the wake signal to the power management controller. The FKE\_S3 signal and the I\_SLP\_S3- signal are [inputted] input into logical OR gate 287. The output of logical OR gate 287 and the SUSRST- signal re [inputted] input into logical AND gate 290. The output of logical AND gate 290 is O\_SLP\_S3 is the output SLEEP\_S3 signal to the system electronics.

Page 16, line 30 to page 17, line 6.

Performance mode setting is represented by the signal P\_LO/HI-. P\_LO/HI- is an input value received by the PLD. The compliment value of P\_LO/HI- and the signal DISABLE- signal are [inputted] input into logical AND gate 292, the value of output of AND gate 292 is stored in latch 245. Latch 245 outputs the value as the signal GMUXSEL. The compliment value of Latch 245 is a PLD output value called CPUPERF. A low value (value of zero) for CPUPERF- represents the high performance mode, and a high value (value of one) represents the battery optimized mode. The VRMPWRGD signal is the signal to the PLD showing that core regulator power is good. VRMPWRGD, the value of latch 215, and FKE\_S3 are [inputted] input into logical OR gate 295, and the output value of OR gate 295 is GDRUNPWROK.

Page 17, line 29 to page 18, line 5.

The north-bridge controller 106 interfaces to the processor 102 via a processor bus, however, other communication busses may be used. The north-bridge controller 106 interfaces to a south-bridge controller 104 via a PCI bus; however, other communications busses may be used. The north-bridge controller 106 interfaces to a south-bridge controller 104 via a PCI bus; however, other communications busses may be used. In this particular [invention] disclosure, the PCI reset signals are shown which relate to the power state transitions to be made to the north-bridge controller 106. The PLD 100 sends a signal O\_PCIRST- to the north-bridge controller 106. North-bridge controller 106 receives this as a PCIRST-signal. The PCIRST- signal is the PCI reset signal. The north-bridge controller 106 in turn sends out a CPURST- signal back to the PLD 100. The CPURST- signal is the processor reset signal input to the PLD 100.

Page 20, line 3 to page 20, line 7.

ICH2M 114 output signals SLP\_S3- and SUSSTAT- go to the PLD 100 and are passed through on PLD 100 output signals SLP\_S3- and SUSSTAT-. These signals are passed through the PLD 100 unless a Fake S3 cycle is [ran] run. These signals typically control power planes within a portable computer and are controlled by the PLD 100 for Fake\_S3 cycles.

Page 20, line 20 to page 20, line 33.

The foregoing description, for purposes of explanation, used specific nomenclature to provide a thorough understanding of the [invention] disclosure. However, it will be apparent to one skilled in the art that specific details are not required in order to practice the [invention] embodiments. Thus, the foregoing descriptions of specific embodiments of the present [invention] disclosure are presented for purposes of illustration and description; they are not intended to be

exhaustive or to limit the [invention] disclosure to the precise forms disclosed, obviously many modifications and variations are possible in view of the above teachings. For example, different logic may be employed using similar discrete components. Different timing diagrams may be employed to transition power states. The [embodiment was] embodiments were chosen and described in order to best explain the principles of the [invention] disclosure and its practical applications and to thereby enable others skilled in the art to best utilize the [invention and] various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the [invention] disclosure be defined by the following claims and their equivalents:





PATENT  
Docket Number: 16356.737 (DC-02355)  
Customer No.: 000027683

**MARKED UP COPY OF AMENDED CLAIM 1**  
**PURSUANT TO 37 CFR §1.121 (c)(1)(ii)**

1. (Amended) A computing system comprising [of]:  
a processor with various power state conditions, wherein the processor performs at  
a selectable operating mode;  
a north-bridge controller;  
a south-bridge controller;  
a clock;  
a power supply; and [a]  
a logic device interfaced to the processor, the north-bridge controller; the south-  
bridge controller; the clock; and the power supply[;], whereby the logic device  
asserts a transition to a different operating mode on the processor while the  
processor is in a deep sleep power state<sub>1</sub> and upon transition back to  
operating power state<sub>1</sub> the clock provides a frequency and the power supply  
provides a voltage matched to the different operating mode.


**REMARKS**

Minor changes have been made to the specification. Claim 1 is amended and Claims 1-15 remain in the application.

Entry of this amendment to the specification and claim 1 prior to Examination is courteously solicited.

No new matter is added by the amendments herein.

Respectfully submitted,

  
James R. Bell  
Registration No. 26,528

Dated: 9-12-02  
HAYNES AND BOONE, L.L.P.  
901 Main Street, Suite 3100  
Dallas, Texas 75202-3789  
Telephone: 512/867-8407  
Facsimile: 512/867-8470

A-137653.1

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner For Patents, Washington, D.C. 20231	
on	<u>9/12/02</u>
Date	<u>N/A</u>
Signature	<u>NISAN PASARAYA</u>
Typed or Printed name of person signing Certificate	